

1.2A High Efficient Step Down Converter in 2x2mm SON Package

Check for Samples: TLV62080

FEATURES

- DCS-Control[™] Architecture for Fast Transient Regulation
- 2.5V to 5.5V Input Voltage Range
- 100% Duty Cycle for Lowest Dropout
- Power Save Mode for Light Load Efficiency
- Output Discharge Function
- Power Good Output
- Thermal Shutdown
- Available in 2x2mm 8-Pin SON Package
- For Improved Features Set, See TPS62080

APPLICATIONS

- Battery Powered Portable Devices
- Point of Load Regulators
- System Power Rail Voltage Conversion

DESCRIPTION

The TLV62080 device is a synchronous step down converter with an input voltage range of 2.5V to 5.5V. The TLV62080 focuses on high efficient step down conversion over a wide output current range. At medium to heavy loads, the converter operates in PWM mode and automatically enters Power Save Mode operation at light load currents to maintain high efficiency over the entire load current range.

To address the requirements of system power rails, the internal compensation circuit allows a large selection of external output capacitor values ranging from 10μ F up to 100uF effective capacitance. With its DCS-ControlTM architecture excellent load transient performance and output voltage regulation accuracy is achieved. The device is available in 2mm x 2mm SON package with Thermal PAD.




Figure 1. Typical Application of TLV62080



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Table 1. ORDERING INFORMATION

T _A	PACKAGE MARKING	PACKAGE	PART NUMBER ⁽¹⁾
–40°C to 85°C	RAU	8-Pin QFN	TLV62080DSG

(1) For detailed ordering information please check the PACKAGE OPTION ADDENDUM section at the end of this datasheet.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	VALUE	UNIT
Voltage range at VIN, PG, VOS ⁽²⁾	–0.3 to 7	V
Voltage range at SW ⁽²⁾⁽³⁾	–0.3 to (V _{IN} + 0.3V)	V
Voltage range at FB ⁽²⁾	-0.3 to 3.6	V
Voltage range at EN ⁽²⁾	–0.3 to (V _{IN} + 0.3V)	V
ESD rating, Human Body Model	2	kV
ESD rating, Charged Device Model	500	V
Continuous total power dissipation	See Dissipation Ratir	ng Table
Operating junction temperature range, T _J	-40 to 125	°C
Operating ambient temperature range, T _A	-40 to 85	°C
Storage temperature range, T _{stg}	–65 to 150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) During operation, device switching

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	TLV62080	
		DSG (8 PINS)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	65.1	
θ_{JCtop}	Junction-to-case (top) thermal resistance	100.7	
θ_{JB}	Junction-to-board thermal resistance	135.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	2.3	C/VV
Ψ_{JB}	Junction-to-board characterization parameter	45.1	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	8.6	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

		MIN	TYP N	VAX	UNIT
V _{IN}	Input voltage range	2.5		5.5	V
V _{OUT}	Output voltage range	0.5		4.0	V
T _A	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

(1) Refer to the APPLICATION INFORMATION section for further information.



ELECTRICAL CHARACTERISTICS


Over recommended free-air temperature range, $T_A = -40^{\circ}$ C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted), $V_{IN}=3.6$ V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y					
V _{IN}	Input voltage range		2.5		5.5	V
l _Q	Quiescent current into VIN	I _{OUT} = 0mA, Device not switching		30		uA
I _{SD}	Shutdown current into VIN	EN = LOW			1	μA
V	Under voltage lock out	Input voltage falling		1.8	2.0	V
V _{UVLO}	Under voltage lock out hysteresis	Rising above V _{UVLO}		120		mV
T _{JSD}	Thermal shut down	Temperature rising		150		°C
	Thermal shutdown hysteresis	Temperature falling below T _{JSD}		20		°C
LOGIC	INTERFACE (EN)					
VIH	High level input voltage	$2.5V \le V_{IN} \le 5.5V$	1			V
V _{IL}	Low level input voltage	2.5V ≤ V _{IN} ≤ 5.5V			0.4	V
I _{LKG}	Input leakage current			0.01	0.5	μA
POWER	GOOD					
V _{PG}	Power good threshold	V _{OUT} falling referenced to V _{OUT} nominal	-15	-10	-5	%
	Power good hysteresis			5		%
V _{IL}	Low level voltage	I _{sink} = 500 μA			0.3	V
I _{PG,LKG}	PG Leakage current	V _{PG} = 5.0 V		0.01	0.1	μA
OUTPU	т					
V _{OUT}	Output voltage range TLV62080		0.5		4.0	V
V _{FB}	Feedback regulation voltage	$V_{IN} \ge 2.5V$ and $V_{IN} \ge V_{OUT} + 1V$	0.438	0.45	0.462	V
I _{FB}	Feedback input bias current	V _{FB} = 0.45 V		10	100	nA
R _{DIS}	Output discharge resistor	EN = LOW, V _{OUT} = 1.8 V		1		kΩ
D	High side FET on-resistance	I _{SW} = 500 mA		120		mΩ
R _{DS(on)}	Low side FET on-resistance	I _{SW} = 500 mA		90		mΩ
I _{LIM}	High side FET switch current limit	Rising inductor current	1.6	2.8	4	А

SLVSAK9A-OCTOBER 2011-REVISED NOVEMBER 2011

www.ti.com

DEVICE INFORMATION



PIN FUNCTIONS

PIN	1	1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
VIN	8	PWR	Power Supply Voltage Input.	
EN	1	IN	Device Enable Logic Input. Logic HIGH enables the device, logic LOW disables the device and turns it into shutdown.	
GND	2,3	PWR	Power and Signal Ground.	
VOS	5	IN	Output Voltage Sense Pin for the internal control loop. Must be connected to output.	
SW	7	PWR	Switch Pin connected to the internal MOSFET switches and inductor terminal. Connect the inductor of the output filter here.	
FB	4	IN	Feedback Pin for the internal control loop. Connect this pin to the external feedback divider to program the output voltage.	
PG	6	OUT	Power Good open drain output. This pin is pulled to low if the output voltage is below regulation limits. Can be left floating if not used.	
Thermal	Pad		Connect it to GND.	

FUNCTIONAL BLOCK DIAGRAMS




Figure 2. Functional Block Diagram



TYPICAL CHARACTERISTICS

PARAMETER MEASUREMENT INFORMATION





Table 2. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
C1	10uF, Ceramic Capacitor, 6.3V, X5R, size 0603	Std
C2	22uF, Ceramic Capacitor, 6.3V, X5R, size 0805, GRM21BR60J226ME39L	Murata
C3	47uF, Tantalum Capacitor, 8V, $35m\Omega$, size 3528 , T520B476M008ATE035	Kemet
L1	1.0µH, Power Inductor, 2.2A, size 3x3x1.2mm, XFL3012-102MEB	Coilcraft
R1	Depending on the output voltage of TLV62080, 1%;	
R2	39.2k, Chip Resistor, 1/16W, 1%, size 0603	Std
R3	178k, Chip Resistor, 1/16W, 1%, size 0603	Std

TABLE OF GRAPHS

		Figure
	Load Current, V _{OUT} = 0.9V	Figure 3
Efficiency	Load Current, V _{OUT} = 1.2V	Figure 4
	Load Current, V _{OUT} = 2.5V	Figure 5
	Input Voltage, V _{OUT} = 0.9V	Figure 6
Output Voltage	Input Voltage, V _{OUT} = 2.5V	Figure 7
Accuracy	Load Current, V _{OUT} = 0.9V	Figure 8
	Load Current, V _{OUT} = 2.5V	Figure 9
Switching Frequency	Load Current, $V_{OUT} = 2.5V$,	Figure 10
Turning Operation	V_{IN} = 3.3V, V_{OUT} = 1.2V, Load Current = 500mA, PWM Mode	Figure 11
Typical Operation	V_{IN} = 3.3V, V_{OUT} = 1.2V, Load Current = 10mA, PFM Mode	Figure 12
Load Transient	V_{IN} = 3.3V, V_{OUT} = 1.2V, Load Current = 50mA to 1A	Figure 13
Line Transient	V_{IN} = 3.3V to 4.2V, V_{OUT} = 1.2V, Load = 2.2 Ω	Figure 14
Stortup	V_{IN} = 3.3V, V_{OUT} = 1.2V, Load = 2.2 Ω	Figure 15
Startup	V_{IN} = 3.3V, V_{OUT} = 1.2V, No Load	Figure 16








6

TEXAS INSTRUMENTS

www.ti.com









SLVSAK9A-OCTOBER 2011-REVISED NOVEMBER 2011





SLVSAK9A-OCTOBER 2011-REVISED NOVEMBER 2011

www.ti.com





DETAILED DESCRIPTION

DEVICE OPERATION

The TLV62080 synchronous switched mode converter is based on DCS[™] Control (Direct Control with Seamless transition into Power Save Mode). This is an advanced regulation topology that combines the advantages of hysteretic and voltage mode control.

The DCS[™] Control topology operates in PWM (Pulse Width Modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM the converter operates with its nominal switching frequency of 2MHz having a controlled frequency variation over the input voltage range. As the load current decreases the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range. DCS[™] Control supports both operation modes (PWM and PFM) using a single building block having a seamless transition from PWM to Power Save Mode without effects on the output voltage. The TLV62080 offers both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

POWER SAVE MODE

As the load current decreases the TLV62080 enters the Power Save Mode operation. During Power Save Mode the converter operates with reduced switching frequency in PFM mode and with a minimum quiescent current maintaining high efficiency. The power save mode occurs when the inductor current becomes discontinuous. It is based on a fixed on time architecture. The typical on time is given by $t_{on}=210ns\cdot(V_{IN} / V_{OUT})$. The switching frequency over the whole load current range is shown in Figure 10.

100% DUTY CYCLE LOW DROPOUT OPERATION

The device offers low input to output voltage difference by entering 100% duty cycle mode. In this mode the high side MOSFET switch is constantly turned on and the low side MOSFET is switched off. This is particularly useful in battery powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain switching regulation, depending on the load current and output voltage can be calculated as:

 $V_{\text{IN,MIN}} = V_{\text{OUT}} + I_{\text{OUT,MAX}} \times (R_{\text{DS(on)}} + R_{\text{L}})$

With:

 $V_{\text{IN,MIN}} = \text{Minimum input voltage} \\ I_{\text{OUT,MAX}} = \text{Maximum output current} \\ R_{\text{DS(on)}} = \text{High side FET on-resistance} \\ R_L = \text{Inductor ohmic resistance}$

ENABLING / DISABLING THE DEVICE

The device is enabled by setting the EN input to a logic HIGH. Accordingly, a logic LOW disables the device. If the device is enabled, the internal power stage will start switching and regulate the output voltage to the programmed threshold. The EN input must be terminated with a resistance less than $1M\Omega$ pulled to VIN or GND.

OUTPUT DISCHARGE

The output gets discharged by the SW pin with a typical discharge resistor of R_{DIS} whenever the device shuts down. This is the case when the device gets disabled by enable, thermal shutdown trigger, and undervoltage lockout trigger.

SOFT START

After enabling the device, an internal soft-start circuitry monotonically ramps up the output voltage and reaches the nominal output voltage during a soft start time (100µs, typical). This avoids excessive inrush current and creates a smooth output voltage rise slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

Copyright © 2011, Texas Instruments Incorporated



If the output voltage is not reached within the soft start time, such as in the case of heavy load, the converter will enter regular operation. Consequently, the inductor current limit will operate as described below. The TLV62080 is able to start into a pre-biased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value.

POWER GOOD

The TLV62080 has a power good output going low when the output voltage is below its nominal value. The power good keeps high impedance once the output is above 95% of the regulated voltage, and is driven to low once the output voltage falls below typically 90% of the regulated voltage. The PG pin is a open drain output and is specified to sink typically up to 0.5mA. The power good output requires a pull up resistor that is recommended connecting to the device output. When the device is off due to disable, UVLO or thermal shutdown, the PG pin is at high impedance.

The PG signal can be used for sequencing of multiple rails by connecting to the EN pin of other converters. Leave the PG pin unconnected when not used.

UNDER VOLTAGE LOCKOUT

To avoid mis-operation of the device at low input voltages, an under voltage lockout is implemented, that shuts down the device at voltages lower than V_{UVLO} with a $V_{HYS \ UVLO}$ hysteresis.

THERMAL SHUTDOWN


The device goes into thermal shutdown once the junction temperature exceeds typically T_{JSD} . Once the device temperature falls below the threshold the device returns to normal operation automatically.

INDUCTOR CURRENT LIMIT

The Inductor Current Limit prevents the device from high inductor current and drawing excessive current from the battery or input voltage rail. Excessive current might occur with a shorted/saturated inductor or a heavy load/shorted output circuit condition.

The incorporated inductor peak current limit measures the current during the high side and low side power MOSFET on-phase in PWM mode. Once the high side switch current limit is tripped, the high side MOSFET is turned off and the low side MOSFET is turned on to reduce the inductor current. Until the inductor current drops down to low side switch current limit, the low side MOSFET is turned off and the high side switch is turned on again. This operation repeats until the inductor current does not reach the high side switch current limit. Due to the internal propagation delay, the real current limit value can exceed the static current limit in the electrical characteristics table.

(2)



www.ti.com

APPLICATION INFORMATION

Output Filter Design

The inductor and the output capacitor together provide a low pass frequency filter. To simplify this process Table 3 outlines possible inductor and capacitor value combinations for the most application.

Table 3. Matrix of Output Capacitor / Inductor Combinations

L F. (1)			С _{оит} [µF] ⁽¹)	
L [µH] ⁽¹⁾	10	22	47	100	150
0.47					
1	+	+ ⁽²⁾⁽³⁾	+	+	
2.2	+	+	+	+	
4.7					

(1) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by+20% and -50%. Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.

(2) Plus mark indicates recommended filter combinations.

(3) Filter combination in typical application.

Inductor Selection

Main parameter for the inductor selection is the inductor value and then the saturation current of the inductor. To calculate the maximum inductor current under static load conditions, Equation 2 is given.

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$

Where

$$\begin{split} I_{OUT,MAX} &= Maximum \mbox{ output current }\\ \Delta I_L &= Inductor \mbox{ current ripple }\\ f_{SW} &= Switching \mbox{ frequency }\\ L &= Inductor \mbox{ value } \end{split}$$

It's recommended to choose the saturation current for the inductor 20%~30% higher than the $I_{L,MAX}$, out of Equation 2. A higher inductor value is also useful to lower ripple current, but will increase the transient response time as well. The following inductors are recommended to be used in designs.

Table 4. List of	Recommended Inductors
------------------	------------------------------

INDUCTANCE [µH]	CURRENT RATING [mA]	DIMENSIONS L x W x H [mm ³]	DC RESISTANCE [mΩ typ]	ТҮРЕ	MANUFACTURER
1.0	2500	3 x 3 x 1.2	35	XFL3012-102ME	Coilcraft
1.0	1650	3 x 3 x 1.2	40	LQH3NPN1R0NJ0	Murata
2.2	2500	4 x 3.7 x 1.65	49	LQH44PN2R2MP0	Murata
2.2	1600	3 x 3 x 1.2	81	XFL3012-222ME	Coilcraft

Capacitor Selection

The input capacitor is the low impedance energy source for the converter which helps to provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering and should be placed between VIN and GND as close as possible to that pins. For most applications 10μ F will be sufficient, a larger value reduces input current ripple.

Copyright © 2011, Texas Instruments Incorporated



SLVSAK9A-OCTOBER 2011-REVISED NOVEMBER 2011

The architecture of the TLV62080 allows to use tiny ceramic-type output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its resistance up to high frequencies and to get narrow capacitance variation with temperature, it's recommended to use X7R or X5R dielectric. The TLV62080 is designed to operate with an output capacitance of 10μ F to 100μ F, as outlined in Table 3.

CAPACITANCE [µF]	ТҮРЕ	DIMENSIONS L x W x H [mm ³]	MANUFACTURER
10	GRM188R60J106M	0603: 1.6 x 0.8 x 0.8	Murata
22	GRM188R60G226M	0603: 1.6 x 0.8 x 0.8	Murata
22	GRM21BR60J226M	0805: 2.0 x 1.2 x 1.25	Murata

Table 5. List of Recommended Capacitors

Setting the Output Voltage

By selecting R_1 and R_2 , the output voltage is programmed to the desired value. The following equation can be used to calculate R_1 and R_2 .




Figure 17. Typical Application Circuit

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.45 V \times \left(1 + \frac{R1}{R2}\right)$$

(3)

For best accuracy, R2 should be kept smaller than $40k\Omega$ to ensure that the current flowing through R2 is at least 100 times larger than I_{FB}. Changing the sum towards a lower value increases the robustness against noise injection. Changing the sum towards higher values reduces the quiescent current.

PCB Layout

The PCB layout is an important step to maintain the high performance of the TLV62080 device.

The input/output capacitors and the inductor should be placed as close as possible to the IC. This keeps the traces short. Routing these traces direct and wide results in low trace resistance and low parasitic inductance. A common power GND should be used. The low side of the input and output capacitors must be connected properly to the power GND to avoid a GND potential shift.

The sense traces connected to FB and VOS pins are signal traces. Special care should be taken to avoid noise being induced. By a direct routing, parasitic inductance can be kept small. GND layers might be used for shielding. Keep these traces away from SW nodes.



SLVSAK9A-OCTOBER 2011-REVISED NOVEMBER 2011






Figure 18. PCB Layout Suggestion

THERMAL INFORMATION

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- · Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB by soldering the ThermalPAD™
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Notes SZZA017 and SPRA953.

APPLICATION EXAMPLES




Figure 19. 1.2V Output Voltage Application



SLVSAK9A-OCTOBER 2011-REVISED NOVEMBER 2011




Figure 20. 2.5V Output Voltage Application

TLV62080



www.ti.com

SLVSAK9A-OCTOBER 2011-REVISED NOVEMBER 2011

Cł	nanges from Original (October 2011) to Revision A P	age	
•	Changed pin VSNS to VOS in Figure 1	1	
•	Changed pin VSNS to VOS in Figure 17	. 12	



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TLV62080DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TLV62080DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*	All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TLV62080DSGR	WSON	DSG	8	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
	TLV62080DSGT	WSON	DSG	8	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


8-Mar-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV62080DSGR	WSON	DSG	8	3000	195.0	200.0	45.0
TLV62080DSGT	WSON	DSG	8	250	195.0	200.0	45.0

MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-229.



THERMAL PAD MECHANICAL DATA


DSG (S-PWSON-N8) PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters



DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
	TI 505 0		

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated