

# SINGLE-ENDED, ANALOG-INPUT 24-BIT, 96-kHz STEREO A/D CONVERTER

#### **FEATURES**

- 24-Bit Delta-Sigma Stereo A/D Converter
- Single-Ended Voltage Input: 3 Vp-p
- Oversampling Decimation Filter:
  - Oversampling Frequency: ×64, ×128
  - Pass-Band Ripple: ±0.05 dB– Stop-Band Attenuation: –65 dB
  - On-Chip High-Pass Filter: 0.84 Hz (44.1 kHz)
- High-Performance:
  - THD+N: -95 dB (Typically)
  - SNR: 103 dB (Typically)
  - Dynamic Range: 103 dB (Typically)
- PCM Audio Interface:
  - Master/Slave Mode Selectable
  - Data Formats:
    - 24-Bit Left-Justified
    - 24-Bit I<sup>2</sup>S
    - 20-, 24-Bit Right-Justified
- Sampling Rate: 16 kHz to 96 kHz
- System Clock: 256 f<sub>S</sub>, 384 f<sub>S</sub>, 512 f<sub>S</sub>, 768 f<sub>S</sub>
- Dual Power Supplies: 5 V for Analog, 3.3 V for
  - Digital
- Package: 20-Pin SSOP
- Pb-Free Product

#### **APPLICATIONS**

- AV Amplifier Receiver
- MD Player
- CD Recorder
- Multitrack Receiver
- Electric Musical Instrument

# **DESCRIPTION**

PCM1803 is high-performance, low-cost, The single-chip stereo analog-to-digital converter with single-ended analog voltage input. The PCM1803 uses a delta-sigma modulator with 64-, 128-times oversampling, and includes a digital decimation filter high-pass filter which removes the DC component of the input signal. For various applications, the PCM1803 supports master and slave modes and four data formats in serial interface. The PCM1803 is suitable for a wide variety of cost-sensitive consumer applications where good performance and operation from a 5-V analog supply and 3.3-V digital supply are required. The PCM1803 is fabricated using a highly advanced CMOS process and is available in a small 20-pin SSOP package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

System Two, Audio Precision are trademarks of Audio Precision, Inc. All other trademarks are the property of their respective owners.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


#### **PIN ASSIGNMENTS**



#### ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA	QUANTITY
PCM1803DB	20-Pin SSOP	DB	PCM1803	PCM1803DB	Tube	65
PCIVITOUSDB	20-PIII 330P	DB	PCIVITOUS	PCM1803DBR	Tape and Reel	2000

#### **BLOCK DIAGRAM**



B0004-06



# **DEVICE INFORMATION**

#### **TERMINAL FUNCTIONS**

TER	TERMINAL		PEOCRIPTION
NAME	NO.	I/O	DESCRIPTION
AGND	6	-	Analog GND
BCK	11	I/O	Audio data bit clock input/output <sup>(1)</sup>
BYPAS	8	I	HPF bypass control. LOW: Normal mode (dc reject); HIGH: Bypass mode (through) (2)
DGND	13	-	Digital GND
DOUT	12	0	Audio data digital output
FMT0	17	I	Audio data format select input 0. See Data Format section. (2)
FMT1	18	I	Audio data format select input 1. See Data Format section. (2)
LRCK	10	I/O	Audio data latch enable input/output (1)
MODE0	19	I	Mode select input 0. See Data Format section. (2)
MODE1	20	I	Mode select input 1. See Data Format section. (2)
OSR	16	I	Oversampling ratio select input. LOW: ×64 f <sub>S</sub> , HIGH: ×128 f <sub>S</sub> <sup>(2)</sup>
PDWN	7	I	Power-down control, active-low (2)
SCKI	15	I	System clock input: 256 f <sub>S</sub> , 384 f <sub>S</sub> , 512 f <sub>S</sub> or 768 f <sub>S</sub> <sup>(3)</sup>
TEST	9	I	Test, must be connected to DGND (2)
V <sub>CC</sub>	5	-	Analog power supply, 5-V
$V_{DD}$	14	-	Digital power supply, 3.3-V
V <sub>IN</sub> L	1	1	Analog input, L-channel
V <sub>IN</sub> R	2	I	Analog input, R-channel
V <sub>REF</sub> 1	3	-	Reference-voltage-1 decoupling capacitor
V <sub>REF</sub> 2	4	_	Reference-voltage-2 decoupling capacitor

- (1) Schmitt-trigger input
- (2) Schmitt-trigger input with internal pulldown (50 kΩ typically), 5-V tolerant
- (3) Schmitt-trigger input, 5-V tolerant

# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

Supply voltage	V <sub>CC</sub>	−0.3 V to 6.5 V
Supply voltage	$V_{DD}$	-0.3 V to 4 V
Ground voltage differences	AGND, DGND	±0.1 V
Digital input voltage, V <sub>I</sub>	LRCK, BCK, DOUT	$-0.3 \text{ V to } (V_{DD} + 0.3 \text{ V}) < 4 \text{ V}$
Digital input voltage, V <sub>I</sub>	PDWN, BYPAS, TEST, SCKI, OSR, FMT0, FMT1, MODE0, MODE1	-0.3 V to 6.5 V
Analog input voltage, V <sub>I</sub>	V <sub>IN</sub> L, V <sub>IN</sub> R, V <sub>REF</sub> 1, V <sub>REF</sub> 2	$-0.3 \text{ V to } (V_{CC} + 0.3 \text{ V}) < 6.5 \text{ V}$
Input current, I <sub>I</sub>	Any pins except supplies	±10 mA
Ambient temperature under bias, T <sub>bias</sub>		-40°C to 125°C
Storage temperature, T <sub>stg</sub>		-55°C to 150°C
Junction temperature, T <sub>J</sub>		150°C
Lead temperature (soldering)		260°C, 5 s
Package temperature (IR reflow, peak)		260°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range

		N	IN	NOM	MAX	UNIT
Analog supply voltage, V <sub>CC</sub>			l.5	5	5.5	V
Digital supply voltage, V <sub>DD</sub>			2.7	3.3	3.6	V
Analog input voltage, full-scale (-0	dB)			3		Vp-p
Digital input logic family				TTL		
District install and fragment	System clock	8.1	92		49.152	MHz
Digital input clock frequency	Sampling clock		32		96	kHz
Digital output load capacitance				10		pF
Operating free-air temperature, T <sub>A</sub>		-	25		85	°C

# **ELECTRICAL CHARACTERISTICS**

All specifications at  $T_A$  = 25°C,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V, master mode,  $f_S$  = 44.1 kHz, system clock = 384  $f_S$ , oversampling ratio = ×128, 24-bit data (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution			24		Bits
DATA F	ORMAT					
	Audio data interface format		Left-justifi	ed, I <sup>2</sup> S, right-j	ustified	
	Audio data bit length			20, 24		Bits
	Audio data format		MSB-fir	st, 2s comple	ment	
f <sub>S</sub>	Sampling frequency		16	44.1	96	kHz
		256 f <sub>S</sub>	4.096	11.2896	24.576	
	Contain alask francis	384 f <sub>S</sub>	6.144	16.9344	36.864	MI I-
	System clock frequency	512 f <sub>S</sub>	8.192	22.5792	49.152	49.152 MHz
		768 f <sub>S</sub>	12.288	33.8688	-	
INPUT L	OGIC					
V <sub>IH</sub> <sup>(1)</sup>	land larie land value		2		$V_{DD}$	VDC
V <sub>IL</sub> <sup>(1)</sup>			0		0.8	
V <sub>IH</sub> (2) (3)	Input logic-level voltage		2		5.5	VDC
V <sub>IL</sub> (2) (3)			0		0.8	0.8
I <sub>IH</sub> (1) (2)		$V_{IN} = V_{DD}$			±10	
I <sub>IL</sub> (1)(2)	Lawrence Lawrence	V <sub>IN</sub> = 0			±10	•
I <sub>IH</sub> <sup>(3)</sup>	Input logic-level current	$V_{IN} = V_{DD}$		65	100	μΑ
I <sub>IL</sub> (3)		V <sub>IN</sub> = 0			±10	
OUTPU	r Logic		,			
V <sub>OH</sub> (4)	Output la sia laval valta sa	$I_{OUT} = -4 \text{ mA}$	2.8			\/DC
V <sub>OL</sub> (4)	Output logic-level voltage	I <sub>OUT</sub> = 4 mA			0.5	VDC
DC ACC	URACY	1				
	Gain mismatch, channel-to-channel			±1	±3	% of FSR
	Gain error			±2	±4	% of FSR
	Bipolar zero error	HPF bypass		±0.4		% of FSR

<sup>(1)</sup> Pins 10-11: LRCK, BCK (Schmitt-trigger input, in slave mode)

Pin 15: SCKI (Schmitt-trigger input, 5-V tolerant)
Pins 7–9, 16–20: PDWN, BYPAS, TEST, OSR, FMT0, FMT1, MODE0, MODE1 (Schmitt-trigger input, with 50-kΩ typical pulldown (3) resistor, 5-V tolerant)

Pins 10-12: LRCK, BCK (in master mode), DOUT (4)



# **ELECTRICAL CHARACTERISTICS (continued)**

All specifications at  $T_A$  = 25°C,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V, master mode,  $f_S$  = 44.1 kHz, system clock = 384  $f_S$ , oversampling ratio = ×128, 24-bit data (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DYNAMIC	C PERFORMANCE <sup>(5)</sup>					
		$V_{IN} = -0.5 \text{ dB}, f_S = 44.1 \text{ kHz}$		-95	-89	
TUD 11		$V_{IN} = -0.5 \text{ dB}, f_S = 96 \text{ kHz}^{(6)}$		-93		15
THD+N	Total harmonic distortion + noise	$V_{IN} = -60 \text{ dB}, f_S = 44.1 \text{ kHz}$		-41		dB
		$V_{IN} = -60 \text{ dB}, f_S = 96 \text{ kHz}^{(6)}$		-41		
		f <sub>S</sub> = 44.1 kHz, A-weighted	100	103		
	Dynamic range	f <sub>S</sub> = 96 kHz, A-weighted <sup>(6)</sup>		103		dB
ONE	0: 1: ::	f <sub>S</sub> = 44.1 kHz, A-weighted	100	103		dB
SNR	Signal-to-noise ratio	f <sub>S</sub> = 96 kHz, A-weighted <sup>(6)</sup>		103		aв
	Observation	f <sub>S</sub> = 44.1 kHz	95	98		-ID
	Channel separation	f <sub>S</sub> = 96 kHz <sup>(6)</sup>		99		dB
ANALOG	INPUT		11.		<u>'</u>	
V <sub>I</sub>	Input voltage			0.6 V <sub>CC</sub>		Vp-p
	Center voltage (V <sub>REF</sub> 1)			0.5 V <sub>CC</sub>		V
	Input impedance			40		kΩ
DIGITAL	FILTER PERFORMANCE					
	Pass band				0.431 f <sub>S</sub>	Hz
	Stop band		0.569 f <sub>S</sub>			Hz
	Pass-band ripple				±0.05	dB
	Stop-band attenuation		-65			dB
t <sub>GD</sub>	Group delay time			17.4/f <sub>S</sub>		s
	HPF frequency response	-3 dB		0.019 f <sub>S</sub>		mHz
POWER S	SUPPLY REQUIREMENTS		11.		•	
V <sub>CC</sub>	0 1 1		4.5	5	5.5	VDC
$V_{DD}$	Supply voltage range		2.7	3.3	3.6	VDC
I <sub>CC</sub>				7.7	10	mA
		Power down <sup>(8)</sup>		5		μΑ
I <sub>DD</sub>	Supply current <sup>(7)</sup>	f <sub>S</sub> = 44.1 kHz		6.5	9	mA
		f <sub>S</sub> = 96 kHz <sup>(6)</sup>		11.7		mA
		Power down <sup>(8)</sup>		1		μΑ
		f <sub>S</sub> = 44.1 kHz		60	80	mW
	Power dissipation	f <sub>S</sub> = 96 kHz <sup>(6)</sup>		77		mW
		Power down <sup>(8)</sup>		28		μW
TEMPER	ATURE RANGE	<u>'</u>	1			
T <sub>A</sub>	Operating free-air temperature		-40		85	°C
$\theta_{JA}$	Thermal resistance	20-Pin SSOP		115		°C/W

<sup>(5)</sup> Analog performance specifications are tested using the System Two™ audio measurement system by Audio Precision™, using 400-Hz HPF, 20-kHz LPF in rms mode.


<sup>(6)</sup>  $f_S = 96$  kHz, system clock = 256  $f_S$ , oversampling ratio = ×64. (7) Minimum load on DOUT (pin 12), BCK (pin 11), LRCK (pin 10) (8) Halt SCKI, BCK, LRCK.




# TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER

All specifications at  $T_A$  = 25°C,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V, master mode,  $f_S$  = 44.1 kHz, system clock = 384  $f_S$ , oversampling ratio = ×128, 24-bit data, unless otherwise noted

# **Decimation Filter Frequency Response**



# Figure 1.



**OVERALL CHARACTERISTICS** 




Figure 2.

# PASS-BAND RIPPLE CHARACTERISTICS





Figure 4.



# TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER (continued)

All specifications at  $T_A$  = 25°C,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V, master mode,  $f_S$  = 44.1 kHz, system clock = 384  $f_S$ , oversampling ratio = ×128, 24-bit data, unless otherwise noted


# LOW-CUT FILTER FREQUENCY RESPONSE





# **TYPICAL PERFORMANCE CURVES**

All specifications at  $T_A$  = 25°C,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V, master mode,  $f_S$  = 44.1 kHz, system clock = 384  $f_S$ , oversampling ratio = ×128, 24-bit data, unless otherwise noted






Figure 9.




Figure 8.





Figure 10.

G012



# **TYPICAL PERFORMANCE CURVES (continued)**

All specifications at  $T_A$  = 25°C,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V, master mode,  $f_S$  = 44.1 kHz, system clock = 384  $f_S$ , oversampling ratio = ×128, 24-bit data, unless otherwise noted



#### **DYNAMIC RANGE and SIGNAL-TO-NOISE RATIO** vs f<sub>SAMPLE</sub> CONDITION 110 $^{(1)}f_S = 48 \text{ kHz}$ , System Clock = 256 $f_S$ , 109 Oversampling Ratio = $\times$ 128. $^{(2)}f_{S} = 96 \text{ kHz}, \text{ System Clock} = 256 f_{S},$ 108 Oversampling Ratio = $\times 64$ . Dynamic Range and SNR - dB 107 106 105 **Dynamic Range** 104 103 SNR 102 101 100 48(1) 96(2) 44.1

Figure 12.

f<sub>SAMPLE</sub> Condition - kHz

# **OUTPUT SPECTRUM**




Figure 13.




Figure 14.



# **TYPICAL PERFORMANCE CURVES (continued)**

All specifications at  $T_A$  = 25°C,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V, master mode,  $f_S$  = 44.1 kHz, system clock = 384  $f_S$ , oversampling ratio = ×128, 24-bit data, unless otherwise noted





Figure 15.

# **SUPPLY CURRENT**





#### **DEVICE INFORMATION**

#### SYSTEM CLOCK

The PCM1803 supports 256  $f_S$ , 384  $f_S$ , 512  $f_S$ , and 768  $f_S$  as the system clock, where  $f_S$  is the audio sampling frequency. The system clock must be supplied on SCKI (pin 15).

The PCM1803 has a system clock-detection circuit that automatically senses if the system clock is operating at 256  $f_S$ , 384  $f_S$ , 512  $f_S$ , or 768  $f_S$  in slave mode. In master mode, the system clock frequency must be selected by MODE0 (pin 19) and MODE1 (pin 20), and 768  $f_S$  is not available. The system clock is divided automatically into 128  $f_S$  and 64  $f_S$ , and these frequencies are used to operate the digital filter and the delta-sigma modulator.

Table 1 shows the relationship of typical sampling frequency and system clock frequency, and Figure 17 shows system clock timing.

**SAMPLING FREQUENCY (kHz)** SYSTEM CLOCK FREQUENCY (MHz) 768 fs(1) 256 f<sub>S</sub> 384 f<sub>S</sub> 512 f<sub>S</sub> 8.1920 12.2880 16.3840 24.5760 32 44.1 11.2896 16.9344 22.5792 33.8688 48 12.2880 18.4320 24.5760 36.8640 64 16.3840 24.5760 32.7680 49.1520 22.5792 33.8688 45.1584 88.2 24.5760 36.8640 49.1520 96

**Table 1. Sampling Frequency and System Clock Frequency** 

(1) Slave mode only.




Figure 17. System Clock Timing

# **POWER-ON RESET SEQUENCE**

The PCM1803 has an internal power-on reset circuit, and initialization (reset) is performed automatically at the time when power-supply voltage ( $V_{DD}$ ) exceeds 2.2 V (typical). While  $V_{DD}$  < 2.2 V (typical) and for 1024 system clock cycles after  $V_{DD}$  > 2.2 V (typical), the PCM1803 stays in the reset state and the digital output is forced to zero. The digital output becomes valid when a time period of  $4480/f_S$  has elapsed following release from the reset state. Figure 18 illustrates the internal power-on reset timing and the digital output for power-on reset.






Figure 18. Internal Power-On Reset Timing

#### **SERIAL AUDIO DATA INTERFACE**

The PCM1803 interfaces the audio system through BCK (pin 11), LRCK (pin 10), and DOUT (pin 12).

#### **INTERFACE MODE**

The PCM1803 supports master mode and slave mode as interface modes, and they are selected by MODE1 (pin 20) and MODE0 (pin 19) as shown in Table 2.

In master mode, the PCM1803 provides the timing of serial audio data communications between the PCM1803 and the digital audio processor or external circuit. While in slave mode, the PCM1803 receives the timing for data transfers from an external controller.

MODE1	MODE0	INTERFACE MODE
0	0	Slave mode (256 f <sub>S</sub> , 384 f <sub>S</sub> , 512 f <sub>S</sub> , 768 f <sub>S</sub> )
0	1	Master mode (512 f <sub>S</sub> )
1	0	Master mode (384 f <sub>S</sub> )
1	1	Master mode (256 f <sub>S</sub> )

**Table 2. Interface Mode** 

# Master Mode

In master mode, BCK and LRCK work as output pins, and these pins are controlled by timing which is generated in the clock circuit of the PCM1803. The frequency of BCK is fixed at LRCK  $\times$  64. The 768-f<sub>S</sub> system clock is not available in master mode.

# Slave Mode

In slave mode, BCK and LRCK work as input pins. The PCM1803 accepts the 64-BCK/LRCK or 48-BCK/LRCK format (only for 384 f<sub>S</sub> and 768 f<sub>S</sub> system clocks), not the 32-BCK/LRCK format.

#### **DATA FORMAT**

The PCM1803 supports four audio data formats in both master and slave modes, and the data formats are selected by FMT1 (pin 18) and FMT0 (pin 17) as shown in Table 3. Figure 19 illustrates the data formats in slave and master modes.




**Table 3. Data Formats** 

FORMAT	FMT1	FMT0	DESCRIPTION
0	0	0	Left-justified, 24-bit
1	0	1	I <sup>2</sup> S, 24-bit
2	1	0	Right-justified, 24-bit
3	1	1	Right-justified, 20-bit


# FORMAT 0: FMT[1:0] = 00

24-Bit, MSB-First, Left-Justified




# FORMAT 1: FMT[1:0] = 01

24-Bit, MSB-First, I2S




# FORMAT 2: FMT[1:0] = 10

24-Bit, MSB-First, Right-Justified



# FORMAT 3: FMT[1:0] = 11

20-Bit, MSB-First, Right-Justified




T0016-11

Figure 19. Audio Data Formats (LRCK and BCK Work as Inputs in Slave Mode and as Outputs in Master Mode)



# **INTERFACE TIMING**

Figure 20 and Figure 21 illustrate the interface timing in slave mode and master mode, respectively.




SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>(BCKP)</sub>	BCK period	1/(64 f <sub>S</sub> )			ns
t <sub>(BCKH)</sub>	BCK pulse duration, HIGH	$1.5 \times t_{(SCKI)}$			ns
t <sub>(BCKL)</sub>	BCK pulse duration, LOW	$1.5 \times t_{(SCKI)}$			ns
t <sub>(LRSU)</sub>	LRCK setup time to BCK rising edge	40			ns
t <sub>(LRHD)</sub>	LRCK hold time to BCK rising edge	20			ns
t <sub>(LRCP)</sub>	LRCK period	10			μs
t <sub>(CKDO)</sub>	Delay time, BCK falling edge to DOUT valid	-10		40	ns
t <sub>(LRDO)</sub>	Delay time, LRCK edge to DOUT valid	-10		40	ns
t <sub>r</sub>	Rising time of all signals			20	ns
t <sub>f</sub>	Falling time of all signals			20	ns

NOTE: Timing measurement reference level is  $(V_{IH} + V_{IL})/2$ . Rising and falling time is measured from 10% to 90% of IN/OUT signal swing. Load capacitance of DOUT is 20 pF.  $t_{(SCKI)}$  means SCKI period time.

Figure 20. Audio Data Interface Timing (Slave Mode: LRCK and BCK Work as Inputs)





SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>(BCKP)</sub>	BCK period	150	1/(64 f <sub>S</sub> )	1000	ns
t <sub>(BCKH)</sub>	BCK pulse duration, HIGH	65		600	ns
t <sub>(BCKL)</sub>	BCK pulse duration, LOW	65		600	ns
t <sub>(CKLR)</sub>	Delay time, BCK falling edge to LRCK valid	-10		20	ns
t <sub>(LRCP)</sub>	LRCK period	10	1/f <sub>S</sub>	65	μs
t <sub>(CKDO)</sub>	Delay time, BCK falling edge to DOUT valid	-10		20	ns
t <sub>(LRDO)</sub>	Delay time, LRCK edge to DOUT valid	-10		20	ns
t <sub>r</sub>	Rising time of all signals			20	ns
t <sub>f</sub>	Falling time of all signals			20	ns

NOTE: Timing measurement reference level is  $(V_{IH} + V_{IL})/2$ . Rising and falling time is measured from 10% to 90% of IN/OUT signal swing. Load capacitance of all signals is 20 pF.

Figure 21. Audio Data Interface Timing (Master Mode: LRCK and BCK Work as Outputs)

# SYNCHRONIZATION WITH DIGITAL AUDIO SYSTEM

In slave mode, the PCM1803 operates under LRCK, synchronized with system clock SCKI. The PCM1803 does not need a specific phase relationship between LRCK and SCKI, but does require the synchronization of LRCK and SCKI.

If the relationship between LRCK and SCKI changes more than  $\pm 6$  BCKs for 64 BCK/frame ( $\pm 5$  BCKs for 48 BCK/frame) during one sample period due to LRCK or SCKI jitter, internal operation of the ADC halts within  $1/f_S$  and digital output is forced to zero data (BPZ code) until resynchronization between LRCK and SCKI occurs.

In case of changes less than  $\pm 5$  BCKs for 64 BCK/frame ( $\pm 4$  BCKs for 48 BCK/frame), resynchronization does not occur and the previously explained digital output control and discontinuity do not occur.

Figure 22 illustrates the digital output response for loss of synchronization and resynchronization. During undefined data, the PCM1803 can generate some noise in the audio signal. Also, the transition of normal to undefined data and undefined or zero data to normal creates a discontinuity in the data of the digital output, which can generate some noise in the audio signal.

It is recommended to set PDWN (pin 7) to LOW once to get stable analog performance when the sampling rate, interface mode, data format, or oversampling control is changed.






Figure 22. ADC Digital Output for Loss of Synchronization and Resynchronization

# **POWER DOWN**

PDWN (pin 7) controls operation of the entire ADC. During power-down mode, supply current for the analog portion is shut down and the digital portion is reset; also, DOUT (pin 12) is disabled. It is acceptable to halt the system clock during power-down mode so that power dissipation is minimized. The minimum LOW pulse duration of PDWN pin is 100 ns.

**Table 4. Power-Down Control** 

PWDN	Power-Down Mode
LOW	Power-down mode
HIGH	Normal operation mode

#### **HPF BYPASS**

The built-in function for dc-component rejection can be bypassed by BYPAS (pin 8) control. In bypass mode, the dc component of the input analog signal, internal dc offset, etc., also are converted and included in the digital output data.

**Table 5. HPF Bypass Control** 

BYPAS	HPF (High-Pass Filter) Mode
LOW	Normal (no dc component in DOUT) mode
HIGH	Bypass (dc component in DOUT) mode

# OVERSAMPLING RATIO CONTROL

OSR (pin 16) controls oversampling ratio of the delta-sigma modulator, ×64 or ×128. The ×128 mode is available for  $f_S \le 48 \text{ kHz}$ .

**Table 6. Oversampling Control** 


OSR	Oversampling Ratio	
LOW	×64	
HIGH	$\times$ 128 (f <sub>S</sub> $\leq$ 48 kHz)	



#### **APPLICATION INFORMATION**

#### TYPICAL CIRCUIT CONNECTION DIAGRAM

Figure 23 illustrates a typical circuit connection diagram where the cutoff frequency of the input HPF is about 160 kHz.



#### NOTES:

- A.  $C_1$ ,  $C_2$ : A 1- $\mu$ F electrolytic capacitor gives a 4-Hz ( $\tau$  = 1  $\mu$ F  $\times$  40 k $\Omega$ ) cutoff frequency for the input HPF in normal operation, and requires a power-on settling time with a 40-ms time constant during the power-on initialization period.
- B. C<sub>3</sub>, C<sub>4</sub>: Bypass capacitors are 0.1-μF ceramic and 10-μF electrolytic, depending on layout and power supply.
- C.  $C_5$ ,  $C_6$ : Recommended capacitors are 0.1- $\mu F$  ceramic and 10- $\mu F$  electrolytic.
- D.  $C_7$ ,  $C_8$ ,  $R_1$ ,  $R_2$ : A 0.01- $\mu F$  film-type capacitor and 100- $\Omega$  resistor give a 160-kHz ( $\tau = 0.01~\mu F \times 100~\Omega$ ) cutoff frequency for the antialiasing filter in normal operation.

Figure 23. Typical Application Diagram

#### **BOARD DESIGN and LAYOUT CONSIDERATIONS**

# $V_{CC}$ , $V_{DD}$ Pins

The digital and analog power-supply lines to the PCM1803 should be bypassed to the corresponding ground pins with 0.1- $\mu F$  ceramic and 10- $\mu F$  electrolytic capacitors as close to the pins as possible to maximize the dynamic performance of the ADC.

#### **AGND, DGND Pins**

To maximize the dynamic performance of the PCM1803, the analog and digital grounds are not connected internally. These grounds should have low impedance to avoid digital noise feeding back into the analog ground. Therefore, they should be connected directly to each other under the part to reduce potential noise problems.



# **APPLICATION INFORMATION (continued)**

# VINL, VINR Pins

The  $V_{IN}L$  and  $V_{IN}R$  pins need a simple external RC filter ( $f_C = 160 \text{ kHz}$ ) as an antialiasing filter to remove out-of-band noise from the audio band. If the input signal includes noise with a frequency near the oversampling frequency (64  $f_S$  or 128  $f_S$ ), the noise is folded into the baseband (audio band) signal through A-to-D conversion. The recommended R value is 100  $\Omega$ . Film-type capacitors of 0.01- $\mu$ F should be located as close as possible to the  $V_{IN}L$  and  $V_{IN}R$  pins and should be terminated to GND as close as possible to the AGND pin to maximize the dynamic performance of ADC, by suppressing kickback noise from the PCM1803.

#### V<sub>REF</sub>1 Pin

A 0.1- $\mu F$  ceramic capacitor and 10- $\mu F$  electrolytic capacitor are recommended between  $V_{REF}1$  and AGND to ensure low source impedance of the ADC references. These capacitors should be located as close as possible to the  $V_{REF}1$  pin to reduce dynamic errors on the ADC reference.

# V<sub>REF</sub>2 Pin

The differential voltage between  $V_{REF}2$  and AGND sets the analog input full-scale range. A 0.1- $\mu$ F ceramic capacitor and 10- $\mu$ F electrolytic capacitor are recommended between  $V_{REF}2$  and AGND. These capacitors should be located as close as possible to the  $V_{REF}2$  pin to reduce dynamic errors on the ADC reference.

#### **DOUT Pin**

The DOUT pin has enough load drive capability, but if the DOUT line is long, locating a buffer near the PCM1803 and minimizing load capacitance is recommended to minimize the digital-analog crosstalk and maximize the dynamic performance of the ADC.

#### **System Clock**

The quality of the system clock can influence the dynamic performance, because the PCM1803 operates based on a system clock. Therefore, it may be required to consider the system-clock duty, jitter, and the time difference between system-clock transition and BCK or LRCK transition in the slave mode.

# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

# **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated