Power MOSFET

–20 V, –8.2 A, Single P–Channel, 2.0x2.0x0.55 mm μCool™ UDFN Package

Features

- UDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile UDFN 2.0x2.0x0.55 mm for Board Space Saving
- Ultra Low R_{DS(on)}
- ESD Diode-Protected Gate
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Optimized for Power Management Applications for Portable Products, such as Cell Phones, Media Tablets, PMP, DSC, GPS, and Others
- Battery Switch
- High Side Load Switch

MAXIMUM RATINGS (T, = 25°C unless otherwise stated)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage			V _{DSS}	-20	V
Gate-to-Source Vol	tage		V_{GS}	±8.0	V
Continuous Drain	Steady State	T _A = 25°C	I _D	-8.2	Α
Current (Note 1) Continuous Drain	State	T _A = 85°C		-5.9	
Current (Note 1)	t ≤ 5 s	T _A = 25°C		-12.2	
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	1.7	W
	t ≤ 5 s	T _A = 25°C	1	3.8	
Continuous Drain	Steady State	T _A = 25°C	I _D	-5.1	Α
Current (Note 2)	State	T _A = 85°C		-3.7	
Power Dissipation (Note 2) T _A = 25°C		P_{D}	0.7	W	
Pulsed Drain Current tp = 10 μs		I _{DM}	-25	Α	
Operating Junction and Storage Temperature		T _J , T _{STG}	-55 to 150	°C	
ESD (HBM, JESD22-A114)		V _{ESD}	2000	V	
Source Current (Body Diode) (Note 2)		I _S	-1.7	Α	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu.




ON Semiconductor®

http://onsemi.com

MOSFET

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX	
	18 mΩ @ –4.5 V		
-20 V	25 mΩ @ -2.5 V	-8.2 A	
-20 V	50 mΩ @ –1.8 V	-0.2 A	
	90 mΩ @ –1.5 V		



P-Channel MOSFET

MARKING DIAGRAM



UDFN6 (μCOOL™) CASE 517BG




AC = Specific Device Code

M = Date Code

■ = Pb-Free Package

(*Note: Microdot may be in either location)

PIN CONNECTIONS



(Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient – Steady State (Note 3)	$R_{\theta JA}$	72	
Junction-to-Ambient – t ≤ 5 s (Note 3)	$R_{\theta JA}$	33	°C/W
Junction-to-Ambient – Steady State min Pad (Note 4)	$R_{\theta JA}$	189	

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
 Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Co	ndition	Min	Тур	Max	Units
OFF CHARACTERISTICS	<u> </u>						
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I	D = -250 μA	-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	I _D = -250 μΑ	A, ref to 25°C		+10		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V}, V_{DS} = -20 \text{ V}$	T _J = 25°C			-1.0	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, \	/ _{GS} = ±5.0 V			±5	μΑ
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$,	I _D = -250 μA	-0.4		-1.0	V
Negative Threshold Temp. Coefficient	V _{GS(TH)} /T _J				3.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = −4.5 \	V, I _D = -7.0 A		14.6	18	mΩ
		V _{GS} = −2.5 \	V, I _D = −5.0 A		19	25	
		V _{GS} = −1.8 '	V, I _D = -3.0 A		25	50	
		V _{GS} = −1.5 \	V, I _D = -1.0 A		40	90	
Forward Transconductance	9FS	V _{DS} = -5 V	, I _D = -3.0 A		40		S
CHARGES, CAPACITANCES & GATE	RESISTANCE						
Input Capacitance	C _{ISS}				2240		pF
Output Capacitance	C _{OSS}	$V_{GS} = 0 V_{DO} = 0$	f = 1 MHz, -15 V		240		
Reverse Transfer Capacitance	C _{RSS}	• DS -	10 V		210		
Total Gate Charge	Q _{G(TOT)}				28		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = -4.5 V	Vne = -15 V:		1.0		
Gate-to-Source Charge	Q_{GS}	I _D = -	V _{DS} = -15 V; -4.0 A		2.9		
Gate-to-Drain Charge	Q_{GD}				8.8		
SWITCHING CHARACTERISTICS, VG	S = 4.5 V (Note 6)	•		•			
Turn-On Delay Time	t _{d(ON)}				8.6		ns
Rise Time	t _r	V _{GS} = -4.5 V.	V _{DD} = -15 V.		15		
Turn-Off Delay Time	t _{d(OFF)}	$V_{GS} = -4.5 \text{ V}, V_{DD} = -15 \text{ V},$ 15 $I_D = -4.0 \text{ A}, R_G = 1 \Omega$ 150		150		1	
Fall Time	t _f				88		
DRAIN-SOURCE DIODE CHARACTER	RISTICS						
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.63	1.0	V
		$I_{S} = -1.0 \text{ A}$	T _J = 125°C	1	0.50		
Reverse Recovery Time	t _{RR}		<u> </u>	1	26.1		ns
Charge Time	ta	$V_{GS} = 0 \text{ V, dIs/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = -1.0 \text{ A}$			10.2		
Discharge Time	t _b				15.9		
Reverse Recovery Charge	Q _{RR}				12		nC

- 5. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.
 6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS





Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS



Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Threshold Voltage

Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. FET Thermal Response


DEVICE ORDERING INFORMATION

Device	Package	Shipping [†]
NTLUS3A18PZTAG	UDFN6 (Pb-Free)	3000 / Tape & Reel
NTLUS3A18PZTBG	UDFN6 (Pb-Free)	3000 / Tape & Reel
NTLUS3A18PZTCG	UDFN6 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

UDFN6 2x2, 0.65P CASE 517BG ISSUE A




NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION 5 APPLIES TO PLATED TERMINAL AND IS
 MEASURED RETWEEN 0.15 AND 0.30 mm FROM TERMINAL
- 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS
- 5. CENTER TERMINAL LEAD IS OPTIONAL. CENTER TERMINAL IS CONNECTED TO TERMINAL LEAD # 4
- IS CONNECTED TO TERMINAL LEAD # 4.

 6. LEADS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.

l.	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
A3	0.13 REF		
b	0.25	0.35	
b1	0.51	0.61	
D	2.00 BSC		
D2	1.00	1.20	
E	2.00 BSC		
E2	1.10	1.30	
е	0.65 BSC		
K	0.15 REF		
J	0.27 BSC		
J1	0.65 BSC		
L	0.20	0.30	
L1		0.10	
L2	0.20	0.30	



RECOMMENDED MOUNTING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

 μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative