EPM3064ALC44-10 - Programmable Logic Device Family - Altera Corporation
High–performance, low–cost CMOS EEPROM–based programmable
logic devices (PLDs) built on a MAX® architecture (see Table 1)
■ 3.3-V in-system programmability (ISP) through the built–in
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with
advanced pin-locking capability
– ISP circuitry compliant with IEEE Std. 1532
■ Built–in boundary-scan test (BST) circuitry compliant with
IEEE Std. 1149.1-1990
■ Enhanced ISP features:
– Enhanced ISP algorithm for faster programming
– ISP_Done bit to ensure complete programming
– Pull-up resistor on I/O pins during in–system programming
■ High–density PLDs ranging from 600 to 10,000 usable gates
■ 4.5–ns pin–to–pin logic delays with counter frequencies of up to
227.3 MHz
■ MultiVoltTM I/O interface enabling the device core to run at 3.3 V,
while I/O pins are compatible with 5.0–V, 3.3–V, and 2.5–V logic
levels
■ Pin counts ranging from 44 to 256 in a variety of thin quad flat pack
(TQFP), plastic quad flat pack (PQFP), plastic J–lead chip carrier
(PLCC), and FineLine BGATM packages
■ Hot–socketing support
■ Programmable interconnect array (PIA) continuous routing structure
for fast, predictable performance
■ Industrial temperature range
**注意 & Noted:
Because of wholesale price is different from sample price, our website cannot state. Please contact us online. As well as welcome you call us : 0755-83957301.We will offer a right price; Sometimes manufacturer's price is unstable, so we don't adjust price in time. if you feel price is a little high for you, just feel free to contact us for consultation. Thank you for your support !
由于批量与样品的价格不同,网上无法统一注明,请您把采购型号通过邮件或客服QQ2850151584发给我们,也可致电明佳达国内销售部:0755-83957301,由客服人员为您报价;有时元件厂商价格稍许变动,本公司未能及时调整,如您觉得售价偏高,请与我们说明并适当议价;感谢支持!